We offer a broad range of courses and each one can be customized to best match the needs of your team. All courses are available for onsite instruction (5 student minimum). Most are also offered via interactive online delivery.

SystemVerilog Courses

View class details

SystemVerilog for Design
This 2 day course is aimed at RTL Designers who wish to learn about the design features of SystemVerilog. An optional 1 day precursor course is available for designers new to Verilog RTL.

View class details

SystemVerilog for Verification
This 4 day course is aimed at experienced Verification engineers who wish to learn about verification with SystemVerilog.

View class details

SystemVerilog Assertions (SVA)
This one day course is targeted at Design and Verification engineers who wish to deploy Assertion based Verification within their next project.

UVM Courses

View class details

Introduction to Universal Verification Methodology (UVM)
This 4 day course is for engineers interested in developing SystemVerilog verification environments using the latest Universal Verification Methodology (UVM).

View class details

Advanced Universal Verification Methodology (UVM)
This three-day workshop is designed for UVM users who want to take their skills to the next level.

View class details

OVM to UVM Transition
This 2 day course is for engineers who are familiar with the Open Verification Methodology (OVM) and would like to learn testbench development with the Universal Verification Methodology (UVM). Covered are the new and updated features of UVM from OVM.

OVM Courses

View class details

Introduction to the Open Verification Methodology (OVM)
This 4 day course is for engineers interested in developing SystemVerilog verification environments using the latest Open Verification Methodology (OVM).

View class details

Advanced Open Verification Methodology (OVM)
This three-day workshop is designed for OVM users who want to take their skills to the next level. Topics include layering stimulus, concurrent process synchronization, handling interrupts and multiple response types, and building scalable, reusable testbenches.

SystemC Courses

View class details

SystemC Modeling with Introduction to TLM 2.0
A three-day workshop for engineers who are new to SystemC or those who may be self-taught. Covers the SystemC C++ class library and the TLM 2.0 library.

View class details

SystemC Modeling with TLM 2.0
This four-day workshop introduces the student to the SystemC C++ class library and the TLM 2.0 modeling standard. It is intended for engineers who are new to SystemC or those who may be self-taught, with an interest in learning SystemC for modeling purposes.

View class details

TLM 2.0
This two-day workshop introduces the student to the OSCI TLM 2.0 modeling standard. It is intended for engineers who are familiar with SystemC, with an interest in learning the TLM 2.0 modeling constructs and coding styles.

View class details

Introduction to SystemC for Verification
This three-day workshop introduces the student to the SystemC C++ class library and to the SystemC Verification library.

View class details

Advanced SystemC Verification
This three-day workshop is intended for engineers who are familiar with SystemC with an interest in using SystemC for Advanced Verification.

View class details

Introduction to C++
WHDL offers several Introduction to C++ courses. Choose a course based your programming experience with C++

Other HDL Courses

View class details

Introduction to Verilog for RTL Design
A 3 day course teaching designers to write efficient, accurate RTL code for synthesis as well as basic testbenching and verification techniques.

View class details

Introduction to VHDL for RTL Design
A 4 day course teaching designers to write efficient, accurate RTL code for synthesis as well as basic testbenching and verification techniques.

View class details

Advanced VHDL
A 3 day course emphasizing behavioral techniques, testbench strategies and design management.

View class details

Assertion Verification with PSL
This 2-day class is designed for users of Verilog and VHDL who want to learn about Assertion Based Verification using PSL.

Support Languages

View class details

Introduction to UNIX Programming and Scripting
This 2 day class will introduce the student to Linux/UNIX scripting tools, including shell scripting, make, sed, awk, and regular expressions.

View class details

Introduction to Perl
This 2 day class will introduce the student to the Perl programming language.

View class details

Introduction to TCL/TK
This 2 day class will introduce the student to the TCL programming language and to the GUI capabilities of the Tk toolkit.